Espressif Systems /ESP32-P4 /UHCI0 /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RX_START_INT_CLR)RX_START_INT_CLR 0 (TX_START_INT_CLR)TX_START_INT_CLR 0 (RX_HUNG_INT_CLR)RX_HUNG_INT_CLR 0 (TX_HUNG_INT_CLR)TX_HUNG_INT_CLR 0 (SEND_S_REG_Q_INT_CLR)SEND_S_REG_Q_INT_CLR 0 (SEND_A_REG_Q_INT_CLR)SEND_A_REG_Q_INT_CLR 0 (OUTLINK_EOF_ERR_INT_CLR)OUTLINK_EOF_ERR_INT_CLR 0 (APP_CTRL0_INT_CLR)APP_CTRL0_INT_CLR 0 (APP_CTRL1_INT_CLR)APP_CTRL1_INT_CLR

Description

UHCI Interrupt Clear Register

Fields

RX_START_INT_CLR

Set this bit to clear the raw interrupt of UHCI_RX_START_INT.

TX_START_INT_CLR

Set this bit to clear the raw interrupt of UHCI_TX_START_INT.

RX_HUNG_INT_CLR

Set this bit to clear the raw interrupt of UHCI_RX_HUNG_INT.

TX_HUNG_INT_CLR

Set this bit to clear the raw interrupt of UHCI_TX_HUNG_INT.

SEND_S_REG_Q_INT_CLR

Set this bit to clear the raw interrupt of UHCI_SEND_S_REG_Q_INT.

SEND_A_REG_Q_INT_CLR

Set this bit to clear the raw interrupt of UHCI_SEND_A_REG_Q_INT.

OUTLINK_EOF_ERR_INT_CLR

Set this bit to clear the raw interrupt of UHCI_OUT_EOF_INT.

APP_CTRL0_INT_CLR

Set this bit to clear the raw interrupt of UHCI_APP_CTRL0_INT.

APP_CTRL1_INT_CLR

Set this bit to clear the raw interrupt of UHCI_APP_CTRL1_INT.

Links

() ()